



General Description

The MAX3681 deserializer is ideal for converting 622Mbps serial data to 4-bit-wide, 155Mbps parallel data in ATM and SDH/SONET applications. Operating from a single +3.3V supply, this device accepts PECL serial clock and data inputs, and delivers low-voltage differential-signal (LVDS) clock and data outputs for interfacing with high-speed digital circuitry. It also provides an LVDS synchronization input that enables data realignment and reframing.

The MAX3681 is available in the extended-industrial temperature range (-40°C to +85°C), in a 24-pin SSOP package.

Applications

622Mbps SDH/SONET Transmission Systems 622Mbps ATM/SONET Access Nodes Add/Drop Multiplexers Digital Cross Connects

Features

- ♦ Single +3.3V Supply
- ♦ 622Mbps Serial to 155Mbps Parallel Conversion
- ♦ 265mW Power
- **♦ LVDS Data Outputs and Synchronization Inputs**
- ♦ Synchronization Input for Data Realignment and Reframing
- ♦ Differential 3.3V PECL Clock and Data Inputs


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX3681EAG	-40°C to +85°C	24 SSOP
MAX3681EAG+	-40°C to +85°C	24 SSOP

⁺Denotes Lead Free Package

Pin Configuration appears at end of data sheet.

Typical Operating Circuit



NIXIN

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

V _{CC} 0.5V to 5V PECL Inputs (SD+/-, SCLK+/-)V _{CC} + 0.5V LVDS Inputs (SYNC+/-)V _{CC} + 0.5V	Continuous Power Dissipation (T _A = +85°C) SSOP (derate 8.00mW/°C above +85°C)
Output Current, LVDS Outputs (PCLK+/-, PD_+/-)10mA	Lead Temperature (soldering, 10sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0 \text{V to } +3.6 \text{V}, \text{ differential loads} = 100 \Omega, T_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{CC} = +3.3 \text{V}, T_A = +25 ^{\circ}\text{C}.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Current	Icc		55	80	120	mA
PECL INPUTS (SD+/-, SCLK+/-)						
Input High Voltage	VIH		V _{CC} - 1.16		V _C C - 0.88	V
Input Low Voltage	VIL		V _{CC} - 1.81		V _{CC} - 1.48	V
Input High Current	lін	V _{IN} = V _{IH} (MAX)	-10		10	μΑ
Input Low Current	IIL	VIN = VIL(MAX)	-10		10	μΑ
LVDS INPUTS AND OUTPUTS (SYN	C+/-, PCLK+	-/-, PD_+/-)				
Input Voltage Range	VI	Differential input voltage = 100mV	0		2.4	V
Differential Input Threshold	V _{IDTH}	Common-mode voltage = 50mV	-100		100	mV
Threshold Hysteresis	VHYST			70		mV
Differential Input Resistance	RIN		85	100	115	Ω
Output High Voltage	VoH				1.475	V
Output Low Voltage	V _{OL}		0.925			V
Differential Output Voltage	V _{OD}		250		400	mV
Change in Magnitude of Differential Output Voltage for Complementary States	ΔV _{OD}				25	mV
Output Offset Voltage	Vos	T _A = +25°C	1.125		1.275	V
Change in Magnitude of Output Offset Voltage for Complementary States	ΔV _{OS}				25	mV
Single-Ended Output Resistance	Ro		40	70	140	Ω
Change in Magnitude of Single- Ended Output Resistance for Complementary States	ΔR _O			±1	±10	%

AC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +3.6V, \text{ differential loads} = 100\Omega, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum Serial Clock Frequency	fsclk		622			MHz
Serial Data Setup Time	tsu		800			ps
Serial Data Hold Time	tн		50			ps
Parallel Clock to Data Output Delay	t _{CLK-Q}		200	550	900	ps

Note 1: AC Characteristics guaranteed by design and characterization.

Typical Operating Characteristics

(V_{CC} = +3.0V to +3.6V, differential loads = 100Ω , unless otherwise noted.)


-25

-50

0 25

TEMPERATURE (°C)

50



100

75

-50 -25

25

TEMPERATURE (°C)

50

0

100

75

Pin Description

PIN	NAME	FUNCTION
1, 2, 5, 8, 12	Vcc	+3.3V Supply Voltage
3	SD+	Noninverting PECL Serial Data Input. Data is clocked on the SCLK signal's positive transition.
4	SD-	Inverting PECL Serial Data Input. Data is clocked on the SCLK signal's positive transition.
6	SCLK+	Noninverting PECL Serial Clock Input
7	SCLK-	Inverting PECL Serial Clock Input
9, 15, 22	GND	Ground
		Noninverting LVDS Synchronizing Pulse Input. Pulse the SYNC signal high for at least two SCLK periods to shift the data alignment by dropping one bit.
11 SYNC- Inverting LVDS Synchronizing Pulse Input. Pulse the SYNC signal high for a periods to shift the data alignment by dropping one bit.		Inverting LVDS Synchronizing Pulse Input. Pulse the SYNC signal high for at least two SCLK periods to shift the data alignment by dropping one bit.
13	PCLK-	Inverting LVDS Parallel Clock Output
14	PCLK+	Noninverting LVDS Parallel Clock Output
16, 18, 20, 23	PD0- to PD3-	Inverting LVDS Parallel Data Outputs. Data is updated on the positive transition of the PCLK signal. See Figure 2 for the relationship between serial-data-bit position and output-data-bit assignment.
		Noninverting LVDS Parallel Data Outputs. Data is updated on the positive transition of the PCLK signal. See Figure 2 for the relationship between serial-data-bit position and output-data-bit assignment.

Detailed Description

The MAX3681 deserializer uses a 4-bit shift register, 4-bit parallel output register, 2-bit counter, PECL input buffers, and low-voltage differential-signal (LVDS) input/output buffers to convert 622Mbps serial data to 4-bit-wide, 155Mbps parallel data (Figure 1).

The input shift register continuously clocks incoming data on the positive transition of the serial clock (SCLK) input signal. The 2-bit counter generates a parallel output clock (PCLK) by dividing down the serial clock frequency. The PCLK signal is used to clock the parallel output register. During normal operation, the counter divides the SCLK frequency by four, causing the output register to latch every four bits of incoming serial data.

The synchronization inputs (SYNC+, SYNC-) are used for data realignment and reframing. When the SYNC signal is pulsed high for at least two SCLK cycles, the parallel output data is delayed by one SCLK cycle. This realignment is guaranteed to occur within two PCLK cycles of the SYNC signal's positive transition. As a result, the first incoming bit of data during that PCLK cycle is dropped, shifting the alignment between PCLK and data by one bit.

See Figure 2 for the functional timing diagram and Figure 3 for the timing parameters diagram.




Figure 1. Functional Diagram




Figure 2. Functional Timing Diagram




Figure 3. Timing Parameters

Low-Voltage Differential-Signal (LVDS) Inputs and Outputs

The MAX3681 features LVDS inputs and outputs for interfacing with high-speed digital circuitry. The LVDS standard is based on the IEEE 1596.3 LVDS specification. This technology uses 250mVp-p to 400mVp-p, differential low-voltage swings to achieve fast transition times, minimized power dissipation, and noise immunity.

The parallel clock and data LVDS outputs (PCLK+, PCLK-, PD_+, PD_-) require 100Ω differential DC termination between the inverting and noninverting outputs for proper operation. Do not terminate these outputs to ground.

The synchronization LVDS inputs (SYNC+, SYNC-) are internally terminated with 100 Ω of differential input resistance, and therefore do not require external termination.

PECL Inputs

The serial data and clock PECL inputs (SD+, SD-, SCLK+, SCLK-) require 50Ω termination to (V_{CC} - 2V) when interfacing with a PECL source (see the Alternative PECL Input Termination section).

Applications Information

Alternative PECL Input Termination

Figure 4 shows alternative PECL input-termination methods. Use Thevenin-equivalent termination when a (VCC - 2V) termination voltage is not available. If AC coupling is necessary, such as when interfacing with an ECL-output device, use the ECL AC-coupling termination.

Layout Techniques

For best performance, use good high-frequency layout techniques. Filter voltage supplies and keep ground connections short. Use multiple vias where possible. Also, use controlled impedance transmission lines to interface with the MAX3681 data inputs and outputs.





Figure 4. Alternative PECL Input Termination


Pin Configuration

_Chip Information

TRANSISTOR COUNT: 724





Package Information



		INCH	HES	MILLIN	IETERS
DIN	1	MIN	MAX	MIN	MAX
Α		0.068	0.078	1.73	1.99
A ²	1	0.002	0.008	0.05	0.21
В		0.010	0.015	0.25	0.38
С		0.004	0.008	0.09	0.20
D		S	EE VARI	ATIONS	
Е		0.205	0.212	5.20	5.38
е		0.0256	BSC	0.65	BSC
Н		0.301	0.311	7.65	7.90
L		0.025	0.037	0.63	0.95
α		0∞	8∞	0∞	8∞

	INC	HES	MILLIM		
	MIN MAX		MIN	MAX	N
D	0.239	0.249	6.07	6.33	14L
D	0.239	0.249	6.07	6.33	16L
D	0.278	0.289	7.07	7.33	20L
D	0.317	0.328	8.07	8.33	24L
D	0.397	0.407	10.07	10.33	28L





NOTES:

- 1. D&E DO NOT INCLUDE MOLD FLASH.
- 2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED .15 MM (.006").
- 3. CONTROLLING DIMENSION: MILLIMETERS.
- 4. MEETS JEDEC MO150.
- 5. LEADS TO BE COPLANAR WITHIN 0.10 MM.



PACKAGE OUTLINE, SSOP, 5.3 MM

21-0056 С

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.